Third Semester B.E. Degree Examination, June / July 08 Analog Electronic Circuits


Time: 3 hrs.

Max. Marks:100

Note: Answer any FIVE full questions, selecting atleast two questions from each part.

PART A


- Differentiate between static and dynamic resistance of a semi conductor diode.
 - Explain with the help of a circuit diagram the working of a Full Wave Rectifier. Derive expressions for i) Idc ii) Irms iii) Vdc iv) Ripple factor v) Rectifier efficiency. (10 Marks)
 - c. For the circuit shown, in Fig.Q1(c) write the transfer characteristic equations. Assume diodes are ideal. Plot V₀ against V_i, indicating all slopes and voltage levels. (06 Marks)



- Design a voltage divider bias circuit with V_{CC} = 10 V, R_C = 1.5 K ohm, I_C = 2 mA, $V_{CE} = 5 \text{ V}, \beta = 50$. Assume silicon transistor and stability factor S = 5. (08 Marks)
 - Derive an expression for the stability factor S(I_{CO}) for a voltage divider bias circuit.

(08 Marks)

 Determine R_B and R_C for the transistor inverter of Fig.Q2(c) if I_{Csat} = 10 mA. (04 Marks)



- For the network of Fig.Q3(a): i) Determine r_e ii) Calculate Z_i and Z₀ iii) Find A_V Given $\beta = 100 S_i$ transistor. (08 Marks)
 - Draw the emitter follower circuit. Derive expressions for: i) Z_i ii) Z₀ iii) Ay using r₀ model.

(08 Marks)

(04 Marks)

- Define h-parameters. Draw the h-parameter model of a transistor.
- Determine the lower cutoff frequency for the network of Fig.Q4(a). Given $\beta = 100$, $r_4 = x$ ohm. Determine the mid band gain. If $C_{be} = 36$ pF, $C_{bc} = 4$ pF, $C_{w_1} = 6$ pF, C = 8 pF. Determine f_{H_i} and f_{H_o} and sketch the frequency response for low and high frequency regions using the results. (12 Marks)





Fig.Q4(a) b. Calculate the overall lower 3 db and upper 3 db frequencies for a 3 stage amplifier having (08 Marks) an individual $f_1 = 40 \text{ Hz}$ and $f_2 = 2 \text{ MHz}$.

PART B

- Draw the cascade configuration and list the advantages of this circuit. (04 Marks) 5
 - b. Determine Ai, Ri, Av and Ro for the circuit shown in fig.Q5(b). Given h parameters $h_{ie} = 1.1 \text{ k ohm}, h_{re} = 2 \times 10^{-4}, h_{ee} = 25 \times 10^{-6} \text{ U}, h_{fe} = 50.$ (08 Marks)
 - List the advantages of negative feedback amplifier. Derive expressions for Z_{if} and Z_{of} for voltage series feedback amplifier.
- a. Explain the working of a class B push pull amplifier. Prove that the maximum efficiency is 6 (10 Marks)
 - A single transistor amplifier with transformer coupled load produces harmonic amplitudes in the output as $B_0 = 1.5$ mA, $B_1 = 120$ mA, $B_2 = 10$ mA, $B_3 = 4$ mA, $B_4 = 2$ mA, B₅ = 1 mA. i) Determine the percentage total harmonic distortion
 - ii) Assume second identical transistor is used along with suitable transformer to provide push pull operation. Using the above harmonic amplitudes, determine the new total (10 Marks) harmonic distortion.
- Explain with the help of a circuit diagram, the working of an RC phase shift oscillator. 7
 - b. With the help of Barkhousen criterion, explain the working of a BJT crystal oscillator.
 - Calculate the frequency of a Wien Bridge oscillator circuit when R = 12 k ohm and C = 2400 pf.
- a. Determine Z_i, Z₀ and A_v for the circuit shown in Fig.Q8(a), if Y_{fs} = 3000 μs and 8 $Y_{05} = 50 \, \mu s.$



b. Determine Z_i, Z₀, and A_v if r_d = 40 kΩ for fig.Q8(b).

(06 Marks)

c. With the help of circuits and equations, show different biasing arrangements for depletion type MOSFET.